Add a feature where we can measure the FDD bus signal voltages using the PSoC's

ADCs. Increase the track step pulse width to 6us, because.
This commit is contained in:
David Given
2019-12-10 22:36:18 +01:00
parent 8ee6eed4dc
commit f436d6b582
12 changed files with 841 additions and 305 deletions

View File

@@ -212,6 +212,7 @@ buildlibrary libfrontend.a \
src/fe-scptoflux.cc \
src/fe-seek.cc \
src/fe-testbulktransport.cc \
src/fe-testvoltages.cc \
src/fe-upgradefluxfile.cc \
src/fe-writebrother.cc \
src/fe-writeflux.cc \