mirror of
https://github.com/davidgiven/fluxengine.git
synced 2025-10-31 11:17:01 -07:00
cf9730fbb3
CRC checking!) most of the Zilog MCS disk. However, we're still stumped by the extra index hole.
20 lines
542 B
C
20 lines
542 B
C
#ifndef CRC_H
|
|
#define CRC_H
|
|
|
|
#define CCITT_POLY 0x1021
|
|
#define MODBUS_POLY 0x8005
|
|
#define MODBUS_POLY_REF 0xa001
|
|
#define BROTHER_POLY 0x000201
|
|
|
|
extern uint16_t sumBytes(const Bytes& bytes);
|
|
extern uint8_t xorBytes(const Bytes& bytes);
|
|
extern uint16_t crc16(uint16_t poly, uint16_t init, const Bytes& bytes);
|
|
extern uint16_t crc16ref(uint16_t poly, const Bytes& bytes);
|
|
extern uint32_t crcbrother(const Bytes& bytes);
|
|
|
|
static inline uint16_t crc16(uint16_t poly, const Bytes& bytes)
|
|
{ return crc16(poly, 0xffff, bytes); }
|
|
|
|
#endif
|
|
|