salfter/greaseweazle-firmware
1
0
Fork 0
mirror of https://github.com/keirf/greaseweazle-firmware.git synced 2025-10-31 11:06:44 -07:00
Code Issues Packages Projects Releases Wiki Activity

AT32F403: Increase core clock speed to 144MHz.

Browse Source
This commit is contained in:
Keir Fraser
2021-06-21 10:54:30 +01:00
parent c894f9f02b
commit 9dac3e110e
4 changed files with 18 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
inc/mcu/at32/f4.h
View File

@@ -17,3 +17,9 @@ void identify_board_config(void);
void early_fatal(int blinks) __attribute__((noreturn));
#define early_delay_ms(ms) (delay_ticks((ms)*1000))
#define early_delay_us(us) (delay_ticks((us)*1))
#undef SYSCLK_MHZ
#define SYSCLK_MHZ 144
#define AHB_MHZ (SYSCLK_MHZ / 1) /* 144MHz */
#define APB1_MHZ (SYSCLK_MHZ / 2) /* 72MHz */
#define APB2_MHZ (SYSCLK_MHZ / 2) /* 72MHz */

6
inc/mcu/at32/f4_regs.h
View File

@@ -1,4 +1,10 @@
#include "../stm32/f1_regs.h"
#define RCC_CFGR_PLLRANGE_GT72MHZ (1u<<31)
#define RCC_CFGR_PLLMUL_18 ((uint32_t)0x20040000)
#define RCC_CFGR_USBPSC_3 ((uint32_t)0x08400000)
#define RCC_CFGR_APB2PSC_2 (4u<<11)
#define RCC_CFGR_APB1PSC_2 (4u<< 8)
#define TIM_CR1_PMEN (1u<<10)