Files
gschem-sym/W65C51N6TPLG.sym
Scott Alfter b294f226c6 initial commit
2013-10-24 11:23:30 -07:00

317 lines
5.5 KiB
Plaintext

v 20060113 1
P 2100 6500 1900 6500 1 0 0
{
T 1900 6550 5 8 1 1 0 0 1
pinnumber=5
T 1900 6450 5 8 0 1 0 2 1
pinseq=5
T 1750 6500 9 8 1 1 0 6 1
pinlabel=\_CTS\_
T 1750 6500 5 8 0 1 0 8 1
pintype=in
}
V 1850 6500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 6100 1900 6100 1 0 0
{
T 1900 6150 5 8 1 1 0 0 1
pinnumber=14
T 1900 6050 5 8 0 1 0 2 1
pinseq=11
T 1750 6100 9 8 1 1 0 6 1
pinlabel=\_DCD\_
T 1750 6100 5 8 0 1 0 8 1
pintype=in
}
V 1850 6100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 5700 1900 5700 1 0 0
{
T 1900 5750 5 8 1 1 0 0 1
pinnumber=15
T 1900 5650 5 8 0 1 0 2 1
pinseq=12
T 1750 5700 9 8 1 1 0 6 1
pinlabel=\_DSR\_
T 1750 5700 5 8 0 1 0 8 1
pintype=in
}
V 1850 5700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 5300 1900 5300 1 0 0
{
T 1900 5350 5 8 1 1 0 0 1
pinnumber=7
T 1900 5250 5 8 0 1 0 2 1
pinseq=7
T 1750 5300 9 8 1 1 0 6 1
pinlabel=\_DTR\_
T 1750 5300 5 8 0 1 0 8 1
pintype=out
}
V 1850 5300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 4900 1900 4900 1 0 0
{
T 1900 4950 5 8 1 1 0 0 1
pinnumber=4
T 1900 4850 5 8 0 1 0 2 1
pinseq=4
T 1750 4900 9 8 1 1 0 6 1
pinlabel=\_RTS\_
T 1750 4900 5 8 0 1 0 8 1
pintype=out
}
V 1850 4900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 4500 1800 4500 1 0 0
{
T 1900 4550 5 8 1 1 0 0 1
pinnumber=1
T 1900 4450 5 8 0 1 0 2 1
pinseq=1
T 1750 4500 9 8 1 1 0 6 1
pinlabel=RxC
T 1750 4500 5 8 0 1 0 8 1
pintype=io
}
P 2100 4100 1800 4100 1 0 0
{
T 1900 4150 5 8 1 1 0 0 1
pinnumber=9
T 1900 4050 5 8 0 1 0 2 1
pinseq=8
T 1750 4100 9 8 1 1 0 6 1
pinlabel=RxD
T 1750 4100 5 8 0 1 0 8 1
pintype=in
}
P 2100 3700 1800 3700 1 0 0
{
T 1900 3750 5 8 1 1 0 0 1
pinnumber=6
T 1900 3650 5 8 0 1 0 2 1
pinseq=6
T 1750 3700 9 8 1 1 0 6 1
pinlabel=TxD
T 1750 3700 5 8 0 1 0 8 1
pintype=out
}
P 2100 3300 1800 3300 1 0 0
{
T 1900 3350 5 8 1 1 0 0 1
pinnumber=2
T 1900 3250 5 8 0 1 0 2 1
pinseq=2
T 1750 3300 9 8 1 1 0 6 1
pinlabel=XTLI
T 1750 3300 5 8 0 1 0 8 1
pintype=in
}
P 2100 2900 1800 2900 1 0 0
{
T 1900 2950 5 8 1 1 0 0 1
pinnumber=3
T 1900 2850 5 8 0 1 0 2 1
pinseq=3
T 1750 2900 9 8 1 1 0 6 1
pinlabel=XTLO
T 1750 2900 5 8 0 1 0 8 1
pintype=out
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=30
T 300 6450 5 8 0 1 0 8 1
pinseq=24
T 450 6500 9 8 1 1 0 0 1
pinlabel=CS0
T 450 6500 5 8 0 1 0 2 1
pintype=in
}
P 100 6100 300 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=31
T 300 6050 5 8 0 1 0 8 1
pinseq=25
T 450 6100 9 8 1 1 0 0 1
pinlabel=\_CS1\_
T 450 6100 5 8 0 1 0 2 1
pintype=in
}
V 350 6100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=16
T 300 5650 5 8 0 1 0 8 1
pinseq=13
T 450 5700 9 8 1 1 0 0 1
pinlabel=D0
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=17
T 300 5250 5 8 0 1 0 8 1
pinseq=14
T 450 5300 9 8 1 1 0 0 1
pinlabel=D1
T 450 5300 5 8 0 1 0 2 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=18
T 300 4850 5 8 0 1 0 8 1
pinseq=15
T 450 4900 9 8 1 1 0 0 1
pinlabel=D2
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=19
T 300 4450 5 8 0 1 0 8 1
pinseq=16
T 450 4500 9 8 1 1 0 0 1
pinlabel=D3
T 450 4500 5 8 0 1 0 2 1
pintype=io
}
P 100 4100 400 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=20
T 300 4050 5 8 0 1 0 8 1
pinseq=17
T 450 4100 9 8 1 1 0 0 1
pinlabel=D4
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=21
T 300 3650 5 8 0 1 0 8 1
pinseq=18
T 450 3700 9 8 1 1 0 0 1
pinlabel=D5
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=22
T 300 3250 5 8 0 1 0 8 1
pinseq=19
T 450 3300 9 8 1 1 0 0 1
pinlabel=D6
T 450 3300 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=23
T 300 2850 5 8 0 1 0 8 1
pinseq=20
T 450 2900 9 8 1 1 0 0 1
pinlabel=D7
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2500 300 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=25
T 300 2450 5 8 0 1 0 8 1
pinseq=21
T 450 2500 9 8 1 1 0 0 1
pinlabel=\_IRQ\_
T 450 2500 5 8 0 1 0 2 1
pintype=out
}
V 350 2500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=26
T 300 2050 5 8 0 1 0 8 1
pinseq=22
T 450 2100 9 8 1 1 0 0 1
pinlabel=PHI2
T 450 2100 5 8 0 1 0 2 1
pintype=clk
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=27
T 300 1650 5 8 0 1 0 8 1
pinseq=23
T 450 1700 9 8 1 1 0 0 1
pinlabel=R/\_W\_
T 450 1700 5 8 0 1 0 2 1
pintype=in
}
P 100 1300 300 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=32
T 300 1250 5 8 0 1 0 8 1
pinseq=26
T 450 1300 9 8 1 1 0 0 1
pinlabel=\_RES\_
T 450 1300 5 8 0 1 0 2 1
pintype=in
}
V 350 1300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=10
T 300 850 5 8 0 1 0 8 1
pinseq=9
T 450 900 9 8 1 1 0 0 1
pinlabel=RS0
T 450 900 5 8 0 1 0 2 1
pintype=in
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=11
T 300 450 5 8 0 1 0 8 1
pinseq=10
T 450 500 9 8 1 1 0 0 1
pinlabel=RS1
T 450 500 5 8 0 1 0 2 1
pintype=in
}
B 400 100 1400 6800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 7000 8 10 1 1 0 6 1
refdes=U?
T 400 7000 9 10 1 0 0 0 1
W65C51N
T 400 7200 5 10 0 0 0 0 1
device=W65C51N6TPLG
T 400 7400 5 10 0 0 0 0 1
footprint=LQFP32_7
T 400 7600 5 10 0 0 0 0 1
author=Scott Alfter <scott@alfter.us>
T 400 7800 5 10 0 0 0 0 1
documentation=http://www.westerndesigncenter.com/wdc/documentation/w65c51n.pdf
T 400 8000 5 10 0 0 0 0 1
description=Asynchronous Communications Interface Adapter
T 400 8200 5 10 0 0 0 0 1
numslots=0
T 400 8400 5 10 0 0 0 0 1
net=+5V:12,13
T 400 8600 5 10 0 0 0 0 1
net=GND:28,29