Bump to rel ver
This commit is contained in:
		
							
								
								
									
										
											BIN
										
									
								
								esp32s2-nixiehost/esp32s2-nixiehost-rev-.zip
									
									
									
									
									
										Normal file
									
								
							
							
						
						
									
										
											BIN
										
									
								
								esp32s2-nixiehost/esp32s2-nixiehost-rev-.zip
									
									
									
									
									
										Normal file
									
								
							
										
											Binary file not shown.
										
									
								
							
										
											
												File diff suppressed because it is too large
												Load Diff
											
										
									
								
							| @@ -1,7 +1,7 @@ | |||||||
| { | { | ||||||
|   "board": { |   "board": { | ||||||
|     "active_layer": 0, |     "active_layer": 31, | ||||||
|     "active_layer_preset": "All Layers", |     "active_layer_preset": "", | ||||||
|     "auto_track_width": true, |     "auto_track_width": true, | ||||||
|     "hidden_nets": [], |     "hidden_nets": [], | ||||||
|     "high_contrast_mode": 0, |     "high_contrast_mode": 0, | ||||||
| @@ -62,7 +62,7 @@ | |||||||
|       35, |       35, | ||||||
|       36 |       36 | ||||||
|     ], |     ], | ||||||
|     "visible_layers": "fffffff_ffffffff", |     "visible_layers": "ffdffff_ffffffff", | ||||||
|     "zone_display_mode": 0 |     "zone_display_mode": 0 | ||||||
|   }, |   }, | ||||||
|   "meta": { |   "meta": { | ||||||
|   | |||||||
| @@ -39,8 +39,8 @@ | |||||||
|         }, |         }, | ||||||
|         "silk_line_width": 0.15, |         "silk_line_width": 0.15, | ||||||
|         "silk_text_italic": false, |         "silk_text_italic": false, | ||||||
|         "silk_text_size_h": 1.0, |         "silk_text_size_h": 0.7999999999999999, | ||||||
|         "silk_text_size_v": 1.0, |         "silk_text_size_v": 0.7999999999999999, | ||||||
|         "silk_text_thickness": 0.15, |         "silk_text_thickness": 0.15, | ||||||
|         "silk_text_upright": false, |         "silk_text_upright": false, | ||||||
|         "zones": { |         "zones": { | ||||||
| @@ -48,7 +48,13 @@ | |||||||
|           "min_clearance": 0.508 |           "min_clearance": 0.508 | ||||||
|         } |         } | ||||||
|       }, |       }, | ||||||
|       "diff_pair_dimensions": [], |       "diff_pair_dimensions": [ | ||||||
|  |         { | ||||||
|  |           "gap": 0.0, | ||||||
|  |           "via_gap": 0.0, | ||||||
|  |           "width": 0.0 | ||||||
|  |         } | ||||||
|  |       ], | ||||||
|       "drc_exclusions": [], |       "drc_exclusions": [], | ||||||
|       "meta": { |       "meta": { | ||||||
|         "version": 2 |         "version": 2 | ||||||
| @@ -112,8 +118,15 @@ | |||||||
|         "solder_mask_min_width": 0.0, |         "solder_mask_min_width": 0.0, | ||||||
|         "use_height_for_length_calcs": true |         "use_height_for_length_calcs": true | ||||||
|       }, |       }, | ||||||
|       "track_widths": [], |       "track_widths": [ | ||||||
|       "via_dimensions": [], |         0.0 | ||||||
|  |       ], | ||||||
|  |       "via_dimensions": [ | ||||||
|  |         { | ||||||
|  |           "diameter": 0.0, | ||||||
|  |           "drill": 0.0 | ||||||
|  |         } | ||||||
|  |       ], | ||||||
|       "zones_allow_external_fillets": false, |       "zones_allow_external_fillets": false, | ||||||
|       "zones_use_no_outline": true |       "zones_use_no_outline": true | ||||||
|     }, |     }, | ||||||
| @@ -340,7 +353,7 @@ | |||||||
|     "classes": [ |     "classes": [ | ||||||
|       { |       { | ||||||
|         "bus_width": 12.0, |         "bus_width": 12.0, | ||||||
|         "clearance": 0.2, |         "clearance": 0.18, | ||||||
|         "diff_pair_gap": 0.25, |         "diff_pair_gap": 0.25, | ||||||
|         "diff_pair_via_gap": 0.25, |         "diff_pair_via_gap": 0.25, | ||||||
|         "diff_pair_width": 0.2, |         "diff_pair_width": 0.2, | ||||||
| @@ -350,9 +363,9 @@ | |||||||
|         "name": "Default", |         "name": "Default", | ||||||
|         "pcb_color": "rgba(0, 0, 0, 0.000)", |         "pcb_color": "rgba(0, 0, 0, 0.000)", | ||||||
|         "schematic_color": "rgba(0, 0, 0, 0.000)", |         "schematic_color": "rgba(0, 0, 0, 0.000)", | ||||||
|         "track_width": 0.25, |         "track_width": 0.2, | ||||||
|         "via_diameter": 0.8, |         "via_diameter": 0.5, | ||||||
|         "via_drill": 0.4, |         "via_drill": 0.3, | ||||||
|         "wire_width": 6.0 |         "wire_width": 6.0 | ||||||
|       } |       } | ||||||
|     ], |     ], | ||||||
|   | |||||||
										
											
												File diff suppressed because it is too large
												Load Diff
											
										
									
								
							
		Reference in New Issue
	
	Block a user