salfter/yellow
1
0
Fork 0
mirror of https://github.com/NabuCasa/yellow.git synced 2025-10-27 12:04:18 -07:00
Code Issues Packages Projects Releases Wiki Activity

Multiple changes in schematic & projects:

Browse Source 
-Added net classes for controlled impedance traces
    -Added power hierarchical sheet
    -Initial USB subsystem schematic
    -Added multiple bus definitions (usb, pcie, i2c etc.)
    -Fixed busses use
    -Added LDO for audio analog rails

Signed-off-by: Dominik Sliwa <dominik@sliwa.io>
This commit is contained in:
Dominik Sliwa
2021-01-16 19:23:31 +01:00
parent c769e32923
commit ad4cc7b761
10 changed files with 6202 additions and 1094 deletions
Download Patch File Download Diff File Expand all files Collapse all files

117
LightBlue.kicad_pro
View File

@@ -290,7 +290,7 @@
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"pin_to_pin": "error",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"unresolved_variable": "error",
@@ -322,7 +322,112 @@
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 5.0
},
{
"bus_width": 12.0,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "diff_100",
"nets": [
"/CM4/HDMI.CLK+",
"/CM4/HDMI.CLK-",
"/CM4/HDMI.D0+",
"/CM4/HDMI.D0-",
"/CM4/HDMI.D1+",
"/CM4/HDMI.D1-",
"/CM4/HDMI.D2+",
"/CM4/HDMI.D2-",
"/ETH.TD1+",
"/ETH.TD1-",
"/ETH.TD2+",
"/ETH.TD2-",
"/ETH.TD3+",
"/ETH.TD3-",
"/ETH.TD4+",
"/ETH.TD4-"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 5.0
},
{
"bus_width": 12.0,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "diff_85",
"nets": [
"/CM4/PCIe.CLK+",
"/CM4/PCIe.CLK-",
"/CM4/PCIe.RX+",
"/CM4/PCIe.RX-",
"/CM4/PCIe.TX+",
"/CM4/PCIe.TX-",
"/PCIe.CLK+",
"/PCIe.CLK-",
"/PCIe.RX+",
"/PCIe.RX-",
"/PCIe.TX+",
"/PCIe.TX-"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 5.0
},
{
"bus_width": 12.0,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "diff_90",
"nets": [
"/USB/USB-C_D+",
"/USB/USB-C_D-"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 5.0
},
{
"bus_width": 12.0,
"clearance": 0.2,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "sing_50",
"nets": [],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 5.0
}
],
"meta": {
@@ -344,7 +449,7 @@
"schematic": {
"drawing": {
"default_bus_thickness": 12.0,
"default_junction_size": 40.0,
"default_junction_size": 36.0,
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"default_wire_thickness": 6.0,
@@ -372,7 +477,7 @@
},
"sheets": [
[
"7c248bd3-8232-4777-a40c-eab53460cf85",
"e5ea1277-8b33-4e4b-aca4-ba371bf7a3cf",
""
],
[
@@ -399,6 +504,10 @@
"a1a835e0-c072-4609-9cb4-4b95bf746f54",
"PCIe"
],
[
"c7bf4e1f-6bd1-4be7-9e56-1bd438bf5d42",
"Power"
],
[
"441a9908-1e74-440b-b462-bdf6815583fe",
"Front/RTC"