salfter/fluxengine
1
0
Fork 0
mirror of https://github.com/davidgiven/fluxengine.git synced 2025-10-31 11:17:01 -07:00
Code Issues Packages Projects Releases Wiki Activity

Clean up the Verilog a bit.

Browse Source
This commit is contained in:
David Given
2019-11-25 20:54:13 +01:00
parent 91d6e9aeb9
commit 1e012699af
1 changed files with 0 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
FluxEngine.cydsn/Sequencer/Sequencer.v
View File

@@ -57,27 +57,18 @@ begin
countdown <= 0;
end
else
begin
case (state)
STATE_IDLE:
begin
state <= STATE_LOAD;
end
STATE_LOAD:
begin
if (dataclocked)
begin
case (opcode)
OPCODE_PULSE:
begin
state <= STATE_PULSING;
end
OPCODE_INDEX:
begin
state <= STATE_INDEXING;
end
default:
begin
@@ -85,39 +76,24 @@ begin
state <= STATE_WAITING;
end
endcase
end
end
STATE_WAITING:
begin
if (sampleclocked)
begin
if (countdown == 0)
begin
state <= STATE_LOAD;
end
else
begin
countdown <= countdown - 1;
end
end
end
STATE_PULSING:
begin
state <= STATE_LOAD;
end
STATE_INDEXING:
begin
if (indexed)
begin
state <= STATE_LOAD;
end
end
endcase
end
end
//`#end` -- edit above this line, do not edit this line
endmodule