salfter/learn-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fixed computation of load hazard statistics

Browse Source 
(instructions were wrongly put in if(!D_stall) conditional)
This commit is contained in:
Bruno Levy
2022-09-16 10:33:39 +02:00
parent 2e9f7027aa
commit 0d49dee78b
1 changed files with 10 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/pipelineX_generic.v
View File

@@ -856,16 +856,17 @@ module Processor (
end
`endif
end
if(riscv_disasm_isLoad(MW_instr)) begin
nbLoad <= nbLoad + 1;
end
if(riscv_disasm_isStore(MW_instr)) begin
nbStore <= nbStore + 1;
end
end
if(riscv_disasm_isLoad(MW_instr)) begin
nbLoad <= nbLoad + 1;
end
if(riscv_disasm_isStore(MW_instr)) begin
nbStore <= nbStore + 1;
end
if(dataHazard) begin
nbLoadHazard <= nbLoadHazard + 1;
end
if(dataHazard) begin
nbLoadHazard <= nbLoadHazard + 1;
end
end