10 lines
120 B
Verilog
10 lines
120 B
Verilog
`ifndef _nand_v
|
|
`define _nand_v
|
|
|
|
module Nand (input a, input b, output out);
|
|
|
|
assign out=~(a&&b);
|
|
endmodule
|
|
|
|
`endif
|