12 lines
144 B
Verilog
12 lines
144 B
Verilog
`ifndef _not_v
|
|
`define _not_v
|
|
|
|
`include "nand.v"
|
|
|
|
module Not (input in, output out);
|
|
|
|
Nand u1(.a(in), .b(in), .out(out));
|
|
endmodule
|
|
|
|
`endif
|