Files
ramps-1.4-fan-extender/wrlshapes.kicad_pcb

154 lines
3.4 KiB
Plaintext
Executable File

(kicad_pcb (version 4) (host pcbnew "(2014-07-21 BZR 5016)-product")
(general
(links 0)
(no_connects 0)
(area 0 0 0 0)
(thickness 1.6)
(drawings 1)
(tracks 0)
(zones 0)
(modules 42)
(nets 2)
)
(page A4)
(layers
(0 F.Cu signal)
(1 In1.Cu signal)
(2 In2.Cu power)
(3 In3.Cu power)
(4 In4.Cu signal)
(5 In5.Cu signal)
(6 In6.Cu signal)
(7 In7.Cu signal)
(8 In8.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.254)
(trace_clearance 0.127)
(zone_clearance 0.0144)
(zone_45_only no)
(trace_min 0.254)
(segment_width 0.2)
(edge_width 0.1)
(via_size 0.889)
(via_drill 0.635)
(via_min_size 0.889)
(via_min_drill 0.508)
(uvia_size 0.508)
(uvia_drill 0.127)
(uvias_allowed no)
(uvia_min_size 0.508)
(uvia_min_drill 0.127)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.15)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.5 1.5)
(pad_drill 0.6)
(pad_to_mask_clearance 0)
(aux_axis_origin 0 0)
(visible_elements 7FFFF77F)
(pcbplotparams
(layerselection 262143)
(usegerberextensions false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15)
(hpglpenoverlay 2)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 0)
(scaleselection 1)
(outputdirectory "GerberOutput/"))
)
(net 0 "")
(net 1 "Net1")
(net_class Default "This is the default net class."
(clearance 0.254)
(trace_width 0.254)
(via_dia 0.889)
(via_drill 0.635)
(uvia_dia 0.508)
(uvia_drill 0.127)
(add_net Net1)
)
(module A0 (layer F.Cu) (tedit 4289BEAB) (tstamp 539EEDBF)
(at 30 30)
(path /539EEC0F)
(attr smd)
(model "./wrlshp/7F0D093C-8D77.wrl"
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
(pad "1" smd oval (at 0.0 0.0) (size 0.60000 2.20000)
(layers F.Cu F.Mask F.Paste)
)
)
(module A1 (layer F.Cu) (tedit 4289BEAB) (tstamp 539EEDBF)
(at 60 30)
(path /539EEC0F)
(attr smd)
(model "./wrlshp/BE1B6527-2A4D.wrl"
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
(pad "1" smd oval (at 0.0 0.0) (size 0.60000 2.20000)
(layers F.Cu F.Mask F.Paste)
)
)
(module A2 (layer F.Cu) (tedit 4289BEAB) (tstamp 539EEDBF)
(at 90 30)
(path /539EEC0F)
(attr smd)
(model "./wrlshp/ED042942-1EA8.wrl"
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
(pad "1" smd oval (at 0.0 0.0) (size 0.60000 2.20000)
(layers F.Cu F.Mask F.Paste)
)
)
)