Dominik Sliwa
bf3ae47b45
sdcard.kicad_sch: add 10k pull-up on SD.PWR
...
During boot process cm4 puts that pin briefly in input mode.
Signed-off-by: Dominik Sliwa <dominik@sliwa.io >
2021-03-04 17:45:20 +01:00
Stefan Agner
39b7e1cc6c
Use the correct Part Number for the Würth PoE Transformer
...
Fixes : #2
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-03-04 10:38:14 +01:00
Stefan Agner
19e9777b94
Connect RTC VDD/VSS correctly
...
Fixes : #4
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-03-04 10:38:08 +01:00
Stefan Agner
34b7a506e6
Use correct Manufacturer/Part Number for SW5 (recovery switch)
...
Fixes : #3
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-03-04 10:05:44 +01:00
Stefan Agner
27a931be06
Specify charactristics of 0805 resistor in PoE
...
The reason we choose 0805 over 0402 is the required Wattage. Specify it
in the charactristics.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-16 12:07:37 +01:00
Stefan Agner
a60ae77529
Replace Ohm sign with R
...
Adhere to our KiCad Style Guide and use R instead of the Ohm sign.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-16 12:06:51 +01:00
Stefan Agner
c986be6af8
Fix footprint of the PoE bulk capacitor C80
...
Use the correct footprint for the PoE bulk capacitor C80. The TI
evaluation module circuit uses a Panasonic EEE-FK1J470P bulk capacitor.
The series has other better suited alternatives like EEE-HA1J470UP, but
the F-size code seems to be a sensible choice.
Fixes : #1
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-16 11:26:41 +01:00
Stefan Agner
dfc5c4d37d
Add CM4 board to board connectors
...
Add the CM4 board to board connectors using separate symbols. This is a
bit a hack, but makes sure two pieces appear in the BOM.
Also, this seems to upgrade all the schematic to the latest KiCad
schematic version.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-15 17:50:46 +01:00
Stefan Agner
bceab09745
Fix part number for Audio Jack
...
Use 3-pin part instead of 4-pin part by defaut (SJ2-35953A-SMT-TR).
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-15 14:11:58 +01:00
Stefan Agner
d8fd846dea
More 3D model fixes
...
Make sure the right path to 3D models is set in various footprints on
the PCB. Assign the M.2 footprint from our 3D library.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-11 16:32:44 +01:00
Stefan Agner
8a42b0a96c
Import fixed 3D models for stacked USB-A connector and 3.5mm Jack
...
Also use the new origin of those 3D models.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-11 15:50:29 +01:00
Stefan Agner
84605e4b6a
Merge branch 'wip-pcb'
...
The PCB layout impements all requirements. Merge it to main branch.
Signed-off-by: Stefan Agner <stefan@agner.ch >
v0.1
2021-02-10 11:04:32 +01:00
Stefan Agner
6c07c4f0f2
Add project name and revision to silkscreen
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 21:44:55 +01:00
Stefan Agner
660bd0484e
Add Home Assitant logo footprint and place it on PCB
...
Add a new footprint for the Home Assitant Logo and place it on the
backside of the PCB.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 21:27:02 +01:00
Stefan Agner
fc6dd090f1
Unhide some silkscreen and place them a bit remote
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 21:15:07 +01:00
Stefan Agner
2805e3549c
Import fixes footprints and some additional silk screen fixes
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 21:01:00 +01:00
Stefan Agner
95d692cf93
Simplify footprint of heatsink
...
Only draw corner outlines.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 20:56:09 +01:00
Stefan Agner
d2ac413e42
Fix silkscreen overlap in footprints
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 20:55:59 +01:00
Dominik Sliwa
e14f08043c
PCB: Silkscreen fixups
...
Signed-off-by: Dominik Sliwa <dominik@sliwa.io >
2021-02-09 20:45:23 +01:00
Stefan Agner
c567ca45fe
Fix silk screen placements
...
Improve/fix most silk screen placement of most parts. Decrease size to
0.8mm by 0.8mm and 0.15mm thickness which works for most PCB manufacturers.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 20:22:32 +01:00
Stefan Agner
2de3d1b348
Use Board Design Rules suitable for Aisler
...
Bump edge to copper distance to 0.3mm. Fix a problematic via.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 19:26:40 +01:00
Stefan Agner
8e1635ca79
Improve SW and D (LED) ordering and silkscreen
...
Make sure switches (SW) are ordered logically. Also use D1 through D6
for LEDs.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 19:21:14 +01:00
Stefan Agner
bb4276273e
Improve connector silkscreen placements
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 19:05:07 +01:00
Stefan Agner
eeddd4bbfd
Change connector reference designators
...
Make them ordered logically, based importance and placement on the
board.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 19:01:10 +01:00
Dominik Sliwa
97ccf562ec
PCB changes
...
- Moved R1 to outside of CM4 courtyard
- Matched all diff. pairs skew
- Increased length of the SD_CLK above all other sd traces
- few trace fixups
Signed-off-by: Dominik Sliwa <dominik@sliwa.io >
2021-02-09 18:43:10 +01:00
Stefan Agner
0e7cb8740e
Fix DRC warnings/errors
...
- Courtyard between R36 and SD card slot
- Distance between CM4_DBG via and tracks
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 17:57:08 +01:00
Stefan Agner
839c86ebe1
Update footprints to get DRC fixes
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 17:49:18 +01:00
Stefan Agner
ae5794b201
Fix RJ45 connector footprint
...
Define that the mechanical holes have no electrical property.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 17:48:00 +01:00
Stefan Agner
3738e441eb
Fix courtyards
...
Make sure the courtyards is defined such only the zones which are
relevant for regular component placing are excluded.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-09 17:46:32 +01:00
Dominik Sliwa
d248c69c8e
PCB[WIP]: finished routing
...
TODO
- length matching
- review
- silkscreen
Signed-off-by: Dominik Sliwa <dominik@sliwa.io >
2021-02-09 14:48:48 +01:00
Dominik Sliwa
66c3a4b488
PCB[WIP]/SCH:
...
changes:
-more routing
-added poe negotiation disabled when +12V is present on the DC jack
-modified m.2 "holes"
Signed-off-by: Dominik Sliwa <dominik@sliwa.io >
2021-02-09 10:50:55 +01:00
Stefan Agner
bad09b8a15
Change TPD4EUSB30 symbol for pass-through routing
...
Make the pads next to each input pad a passive connection as well to
allow pass-through routing.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-02 20:59:56 +01:00
Stefan Agner
1e6fc19ded
Define 3D models and offsets for KiCad footprints
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-02 17:02:36 +01:00
Stefan Agner
5ef47f1374
Properly name footprint according to part name
...
The 1- at the start of the part number denotes M-Key which is a rather
important distinction. Fix the footprint name.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-02 16:52:50 +01:00
Stefan Agner
52047369c8
Add 3D model for Würth Transfomer
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-02 15:56:45 +01:00
Stefan Agner
c17dbb7aef
Use through-hole connectors for SiLabs Debug/GPIO pin-header
...
We don't plan to populate those connectors by default. The through-hole
ones are easier to solder by hand on a populated PCB.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-02 14:28:44 +01:00
Stefan Agner
5113748c64
Add Light Pipes
...
Add Light Pipes and densify front a bit.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-02 14:26:07 +01:00
Stefan Agner
cc1470ba63
Add LightPipe symbol and add 6 of them to the schematics
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-02-02 14:25:16 +01:00
Dominik Sliwa
3e38fcc591
[WIP] PCB commit
...
Signed-off-by: Dominik Sliwa <dominik@sliwa.io >
2021-02-02 12:20:08 +01:00
Stefan Agner
494ee787b6
Add 3D models to a couple of footprints
...
Add repository with 3D models as git submodule to the repository and
reference our footprints to the matching 3D models.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-30 15:20:19 +01:00
Stefan Agner
37997602cd
Initial layout with footprint placements
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-27 19:23:15 +01:00
Stefan Agner
b36d341297
Add M.2 M-Key footprint with mounting holes for 2230/2242/2260/2280
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-27 19:20:08 +01:00
Stefan Agner
7a1ea90459
Add basic PCB outline
...
Use a 120x120mm PCB with corners of radius 20mm.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-27 13:27:56 +01:00
Stefan Agner
87658a3a24
Use 2x5 pin header to expose extra pads of MGM210P
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-26 23:43:36 +01:00
Stefan Agner
7686810472
Use SH as pad name for shield
...
The KiCad standard HDMI symbol uses SH for shield, so use this pad name
in the footprint as well.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-26 23:42:28 +01:00
Stefan Agner
ec8f2005b8
Add Heatsink footprint
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-26 23:40:25 +01:00
Stefan Agner
fc12e8432e
Add and assign footprint for PoE transformer
...
We use Wuerth 749119550 as PoE transformer. Add and assign the footprint
for it.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-26 23:08:19 +01:00
Stefan Agner
bfc34361a2
Select existing standard footprint for USB2422
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-26 22:32:14 +01:00
Stefan Agner
700f445102
Update property ids
...
Make sure property ids are unique within a symbol. This should avoid
that Manufacturer properties disappear in the future.
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-26 22:13:19 +01:00
Stefan Agner
267d868b40
Update Schematic to latest KiCad nightly
...
Signed-off-by: Stefan Agner <stefan@agner.ch >
2021-01-26 21:57:04 +01:00