9 lines
144 B
Verilog
9 lines
144 B
Verilog
`ifndef _dff_v
|
|
`define _dff_v
|
|
|
|
module DFF (input in, input clk, output reg out);
|
|
always @(posedge clk)
|
|
out <= in;
|
|
endmodule
|
|
|
|
`endif
|