16 lines
289 B
Verilog
16 lines
289 B
Verilog
`ifndef _mux16_v
|
|
`define _mux16_v
|
|
|
|
`include "mux.v"
|
|
|
|
module Mux16 (input [15:0] a, input [15:0] b, input sel, output [15:0] out);
|
|
|
|
genvar i;
|
|
generate
|
|
for (i=0; i<16; i=i+1)
|
|
Mux u1 (.a(a[i]), .b(b[i]), .sel(sel), .out(out[i]));
|
|
endgenerate
|
|
endmodule
|
|
|
|
`endif
|