16 lines
244 B
Verilog
16 lines
244 B
Verilog
`ifndef _not16_v
|
|
`define _not16_v
|
|
|
|
`include "not.v"
|
|
|
|
module Not16 (input [15:0] in, output [15:0] out);
|
|
|
|
genvar i;
|
|
generate
|
|
for (i=0; i<16; i=i+1)
|
|
Not u1 (.in(in[i]), .out(out[i]));
|
|
endgenerate
|
|
endmodule
|
|
|
|
`endif
|