22 lines
328 B
Verilog
22 lines
328 B
Verilog
`include "or8way.v"
|
|
|
|
module Or8Way_test;
|
|
reg [7:0] in;
|
|
wire out;
|
|
|
|
integer i;
|
|
|
|
initial begin
|
|
$dumpfile("or8way_tb.vcd");
|
|
$dumpvars;
|
|
for (i=0; i<256; i=i+1)
|
|
begin
|
|
in=i;
|
|
#1;
|
|
end
|
|
$finish();
|
|
end
|
|
|
|
Or8Way u1(.in(in), .out(out));
|
|
endmodule
|