salfter/learn-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1,277 Commits 2 Branches 0 Tags
9154327d2eb34f548c8d39949213fda892418215
Commit Graph

49 Commits

Author SHA1 Message Date
Bruno Levy
a3bf451723 testdrive-RV32M, simplified a bit DIV/REM implementation, gained a 
little bit: now validates at 90MHz and works at 115 MHz
 2021-09-04 17:33:39 +02:00
Bruno Levy
33fe236e1b Up to date instructions to install nextpnr-xilinx 
Simple example using it
 2021-07-22 19:11:51 +02:00
Alexey Vazhnov
33937ab12d Basic/FOMU/FOMU_blink/makeit.sh: do not continue if an error happened 2021-07-21 22:20:07 +02:00
Bruno Levy
6fb37f1419 * now firmware compilation files defined in processor VERILOG sources 
* firmware_words has a -max_addr arg to define valid maximum address
* 800x600 HDMI mode (1024x768 can not always be met by timings)
* included femtorv32-intermissum and femtorv32-gracilis cores by Matthias Koch
 2021-07-11 10:55:04 +02:00
Bruno Levy
604b5aa096 Cleanup, factorizing PLL declarations, now we just have a couple 
of parameters associated with each mode.
 2021-04-26 19:41:36 +02:00
Bruno Levy
5654e2d438 Back to separate pixclk generation. 2021-04-26 19:22:27 +02:00
Bruno Levy
1ccb77145c simplifying design: generating pixel clock from modulo-5 clock. 2021-04-26 19:09:32 +02:00
Bruno Levy
3265cd4f62 Implemented modes 640x480, 1024x768, 1280x1024 2021-04-26 16:44:18 +02:00
Bruno Levy
2a1df3c714 Clean, parameterize 2021-04-26 16:30:57 +02:00
Bruno Levy
b11cf1aa28 Simplify 2021-04-26 16:27:10 +02:00
Bruno Levy
2f74f966a3 * HDMI_test: Added hires version (WIP) 
* exec.c,commander.c,femtosoc.v: cleanup
 2021-04-26 15:52:17 +02:00
Bruno Levy
68e31a6e0d More explanations. 2021-04-24 15:31:55 +02:00
Bruno Levy
fe96c9ba30 More info about VGA 2021-04-24 15:29:35 +02:00
Bruno Levy
7fe0cbd7dd fixed image file name. 2021-04-24 15:21:55 +02:00
Bruno Levy
362973ad2f Added image for vga mode. 2021-04-24 15:20:47 +02:00
Bruno Levy
3c79d157ae link to vga.v 2021-04-24 15:12:49 +02:00
Bruno Levy
60b1b40598 Added video. 2021-04-24 15:04:57 +02:00
Bruno Levy
54312d216b fix numbers 2021-04-24 14:56:19 +02:00
Bruno Levy
28e108a6d1 Ref to image 2021-04-24 11:07:41 +02:00
Bruno Levy
4608e763be Rotated image. 2021-04-24 11:06:39 +02:00
Bruno Levy
1014162aa4 Added missing image. 2021-04-24 11:05:48 +02:00
Bruno Levy
af1b9fd258 FMOU in USB image 2021-04-24 11:05:35 +02:00
Bruno Levy
a662829e70 VGA FOMU tutorial 2021-04-24 11:03:42 +02:00
Bruno Levy
d698f7f6ac WIP: FOMU VGA tutorial 2021-04-24 10:22:01 +02:00
Bruno Levy
2cfdaedde9 WIP: VGA FOMU tutorial. 2021-04-24 10:19:42 +02:00
Bruno Levy
661b2d99e9 WIP: FOMU VGA tutorial. 2021-04-24 10:13:19 +02:00
Bruno Levy
adce0c79ff WIP: FOMU VGA tutorial. 2021-04-24 09:51:13 +02:00
Bruno Levy
78bbcc70d0 Added latched output buffer to the 4 pins, improves stability and image 
quality a lot ! (and now higher res sort of works)
 2021-04-24 08:46:04 +02:00
Bruno Levy
3ae30f3ad5 Added ordered dithering. 2021-04-22 16:42:12 +02:00
Bruno Levy
7339f23526 FOMU VGA demo 2021-04-22 14:03:42 +02:00
Bruno Levy
29a2002da7 * restructured basic examples by board 
* Added support for IceBreaker (WIP)
 2021-04-07 22:10:51 +02:00
Bruno Levy
0654074f2d Fixed typo: reg [31:0] aluOut = aluReg ---> wire [31:0] aluOut = aluReg 2021-03-31 22:23:05 +02:00
Bruno Levy
2c1ca2beb0 Made synthesis less verbose (-q) 2021-03-31 08:40:37 +02:00
Bruno Levy
7ef5694877 More generic code for specifying modes. 
Three different modes (640x480, 1024x768, 1280x1024)
 2021-03-30 19:52:24 +02:00
Bruno Levy
90f59ee3e8 Reverted old version (new one was buggy) 2021-03-30 19:28:18 +02:00
Bruno Levy
0cb6344cd5 Cleaning VGA mode generation (now using same timings/code as HDMI 
generation in FemtoRV/FemtoSOC)
 2021-03-30 18:25:54 +02:00
Bruno Levy
76175b25f5 cleanup, smaller file, removed stuff that was unnecessary 2021-03-29 22:32:45 +02:00
Bruno Levy
d3311fe7b7 Improved FOMU VGA demo. 2021-03-29 21:18:53 +02:00
Bruno Levy
350e8dae80 Added FOMU VGA example 2021-03-29 20:42:26 +02:00
Bruno Levy
9e8c6fcde4 Removed erroneously commited file. 2021-01-25 15:06:21 +01:00
Bruno Levy
522e71b358 Working on SDRAM - learning... 2021-01-13 22:42:12 +01:00
Bruno Levy
9f5a987b59 - Cleaner re-usable Makefiles for ULX3S small projects 
- Created project for SDRAM framebuffer (not connected to SDRAM yet)
 2021-01-13 11:05:23 +01:00
Bruno Levy
de21540a32 Finished SSD1351 emulation in FGA. 2021-01-04 16:45:49 +01:00
Bruno Levy
81770a6ff6 New system with default configs in RTL/CONFIGS, included by 
femtosoc_config.v
 2021-01-03 19:07:15 +01:00
Bruno Levy
0faf662294 More comments. 2021-01-01 16:45:42 +01:00
Bruno Levy
13552446e0 Optimization, better modulo-10 divider. 2021-01-01 16:28:56 +01:00
Bruno Levy
9eab504f29 New ULX3S HDMI example. 2021-01-01 13:42:54 +01:00
Bruno Levy
189fd29c6a * Reorganization / modularization of the Makefile (we start to have 
a number of boards, time to create one file per board, easier to
  maintain !)
 2020-12-28 18:20:03 +01:00
Bruno Levy
52555d16df Some reorganization (moved simpler designs in the Basic subdirectory) 2020-12-05 11:14:15 +01:00